

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM
10055138

FILING DATE
01/23/2002

CLASS
2524

SUBCLASS
38 186

GAU
1778
2844

EXAMINER
STEINF

**APPLICANTS:

Bedell Stephen; Chu Jack; Fogel Keith; Koester Steven; Sadana

Devendra;

428/641

**CONTINUING DATA VERIFIED:

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed

☐ yes ☐ no

35 USC 119 conditions met

☐ yes ☐ no

Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

YOR920010499US1 (14710)

TITLE Method of creating high-quality relaxed SiGe-on-insulator for strained Si CMOS applications

U.S. DEPT. OF COM. / PAT. & TM-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED

Assistant Examiner

CLAIMS

Total Claims

10

ISSUE FEE

Amount Due

Date Paid

DRAWING

Sheet Draw

Fig. Draw

Print Fig



TERMINAL

DISCLAIMER

PREPARED FOR ISSUE

Application Examiner

WARNING: The information disclosed herein may be restricted.
Unauthorized disclosure may be prohibited by the United States Code Title 35,
Sections 122, 181 and 368; Possession outside the U.S. Patent & Trademark
Office is restricted to authorized employees and contractors only.

FILED WITH:



DISK (CRF)



CD-ROM

(Attached in pocket on right inside flap)